Abstract. This paper explores the computational capacity of a novel local computational model that expands the conventional analogical and logical dynamic neural models, based on the charge and discharge of a capacity or in the use of a D flip-flop. The local memory capacity is augmented to behave as an S states automaton and some control elements are added to the memory. The analogical or digital calculus equivalent part of the balance between excitation and inhibition is also generalised to include the measure of specific spatiotemporal features over temporal expansions of the input space (dendritic field). This model is denominated as accumulative computation and is inspired in biological short-term memory mechanisms. The work describes the model's general specifications, including its architecture, the different working modes and the learning parameters. Then, some possible software and hardware implementations (using FPGAs) are proposed, and, finally, its potential usefulness in real time motion detection tasks is illustrated.
Introduction
The most usual analogical models in neural computation are of a static nature. Once the input values in an instant, ) (t x , and the values of the weights, ) (t ω , are known, the output value in that instant,
, is obtained. Nevertheless, one important part of the biological processes and of the proper computation are rather of a dynamic nature; that is to say, they are models dependent of time where the response, ) (t y , is a function of the inputs and responses in earlier instants, { } ) ( ), ( When adding the effect of the inputs ( ) { } t x i , the linear part of the expression of a dynamical neural model known as leaky integrator is gotten. This means that the value and the sign of the state variable depend on the excitation and inhibition in the receptive field of the calculus element:
In this case the influence of the temporal component of the calculus (the analogical memory) is physically represented by means of charge and discharge processes of a capacitor [10] .
On the other hand, in digital models of neural networks, local memory is introduced by means of a D flip-flop that represents the effect of the synaptic delay [11] . In this case the computational model is a modular sequential circuit (a modular automaton) in which each calculus element ("neurone") is a universal two states automaton, which may calculate any logical function of its inputs and of the proper and other neurones outputs in the previous instant,
, are the binary weights and ( ) t m i are the minterms,
This paper explores the computational capacity of a novel local computational model that expands the conventional analogical and logical dynamic neural models, based on the charge and discharge of a capacity or in the use of a D flip-flop. The local memory capacity is augmented to behave as an S states automaton and some control elements are added to that local memory. The analogical (
) calculus equivalent part of the balance between excitation and inhibition is generalised to include any pre-processing not related to learning where spatio-temporal features of the stimuli are calculated over temporal expansions of the input space. This expansion with a FIFO memory structure represents the computational features of the receptive field, which make computationally homogeneous the data fields coming from different time intervals. The part corresponding to the delay management is also generalised by substituting it by an S states automaton with a reversible counter structure (or a RAM memory), where the increment and decrement of its content is programmable. This model is denominated as accumulative computation.
The rest of the paper is organised in the following way. Section 2 describes the model's general specifications, including its architecture, the different operating modes and the learning parameters. Afterwards, in sections 3 and 4 some software and hardware (using FPGAs) implementations are proposed. Section 5 illustrates the potential usefulness of this local computational model in real time motion detection tasks. Figure 1 shows the accumulative computation model's block diagram. The model works in two time scales, a macroscopic one, t, associated to the external data sequence to be processed by the net, and a microscopic one, τ, internal, associated to the set of internal processes that take place while the external data (an image, for instance) remain constant. The model contains the following elements: 1. A temporal extension of the input space (a FIFO memory) that permits to access the value of the inputs in various successive time instants. 2. A module of spatio-temporal features extraction over that input expansion. The measured feature is binarised and, from this moment on, the temporal accumulation of its persistency on that data field is calculated. 3. A module that calculates the increment or decrement value, (±δQ), of the activity state of that property as a function of its value in that instant, Q(t), of the accumulated value in the previous instants and of the accumulation mode selected in the control unit. 4. An accumulation module of reversible counter type or RAM memory, which stores the new persistency state of the selected feature. 5. A control module of the accumulation mode, which receives inputs from the programming and learning modules, and controls the operation of state changing of the memory from the calculus of increments or decrements, ±δQ, on the previous value. There are three general operating modes for the model: (I) Initialisation, (II) calculation and (III) reconfiguration (learning). During the calculation mode, and in accordance with the temporal sequence of values p(x,y;t) measured on the input data I(x,y;t), one of the following processes is activated: (1) Gradual charge, (2) abrupt charge, (3) gradual discharge, (4) abrupt discharge or (5) stand-by. The parameter values that specify the charge and discharge processes (Q max , Q min , +δQ, -δQ) are introduced into the model during the initialisation phase and are modified during the learning phase. 6. A module of supervised learning, which enables to adjust the value of charge and discharge parameters to the shape, size and velocity features of the objects of interest that appear in the image sequences. 7. A programming module used to configure the control mode and to specify the temporal expansion of the input space and the shape of the receptive field. This way it is possible to specify the spatio-temporal property that we want to highlight alter accumulating its persistency. 8. A temporisation module consisting of a master clock, which generates the pulse train that controls the local time ("microscopic") used to calculate the value and sign of the accumulation state change and the transition to the new charge state, as well as the production of the response of the unit that passes to a FIFO for its distribution to the neighbouring modules. While the internal calculus is performed, data of the input space remain constant, controlled by the "macroscopic" clock resulting from having divided by n the frequency of the master clock. 
The Model's Functional Architecture

Software Simulation
In figure 2 the accumulative computation model's behaviour is shown in onedimensional and very easy situations. Let us suppose that values of I(x,y;t) correspond to an indefinite sequence of images where several objects are moving. Let us also suppose that the measured property, p(x,y;t) is simply the result of the binary threshold of image I(x,y;t). Then, the control mode compares values of p(x,y;t) in two successive instants, interpreting that p(x,y;t)=1 means that there is a moving object over pixel (x,y) at t and that p(x,y;t)=0 means there is no mobile. Thus, changes p(t-∆t)=0 ⇒ p(t)=1 mean that a moving object has entered that unit's receptive field. If p(t-∆t) =1 and p(t)=0, a mobile has quitted the receptive field (RF); if both are zero, there is no mobile over the RF, and, finally, if both are one, there is a moving object crossing over the RF. For this property, the evolution of charge and discharge of its persistency is shown in figure 2 for some modalities of use selected. Figure 2c shows the behaviour of the accumulative computation model in a modality called LSR (length speed relation) [1] . This modality has been studied and used for the classification of moving objects from this relation [2] - [4] . Figures 2d and 2e show the operation of the proposed model in input and output modalities, respectively. Both options enable to perform a later calculus of characteristic motion parameters, such as velocity and acceleration [5] . The first one of these modalities offers information at the tail of the moving objects, whereas the second one does it at the front of motion. For the output modality we have:
. (b) p(t). (c) Q(t) in LSR modality. (d) Q(t) in input modality. (e) Q(t) in output modality. (f) Q(t) in charge/discharge modality
then Q(t) = Q max else begin Q(t) = Q(t-∆t) -δQ; if Q(t) < Q min then Q(t) = Q min ; end;
In input modality we have:
Finally, the more general charge/discharge modality is shown ( figure 2f ). This one has already been successfully used in some previous papers of the authors of this work [6] - [9] . These papers are about moving objects detection, classification and tracking in indefinite image sequences.
if Q(t)< Q min then Q(t) = Q min ; end;
Hardware Implementation
The very nature of the intended calculus and the need for reconfiguration demanded by the accumulative computation model advises its implementation by means of a programmable sequential logic (e.g. field programmable gate arrays, FPGAs). These circuits contain a high number of reconfigurable identical logical modules (configurable logical blocks, CLBs) at the modules internal structure level as well as at interconnection level, and, in both cases, by simple modification of the content of a set of RAM memory cells. As an example, figure 3 shows the result of the accumulative computation model's hardware implementation on a Xilinx 4000E chip, concretely the X4003E. Figure 3a shows the result of programming in VHDL language, and synthesising and implementing for an FPGA X4003E. In this implementation the number of different charge values Q(t) has been restricted to 256. Notice that only the four modalities previously described have been implemented. Figure 3b shows in detail one of the CLBs that form the chip. The design statistics offered by the Xilinx implementation tool show a total equivalent gate count for design of 588, whereas the performance of the chip shows a mimimum period value of 32.712 ns. 
Real Time Motion Detection Tasks
By configuring adequately each model's modules (input space, measured property, output generator, control circuit and clocks), we do it suitable for a family of applications, remaining invariant its conceptual structure: to measure a property and store it in a local memory with the possibility of forgetting.
In this paper its usefulness in moving objects detection, classification and tracking tasks in an indefinite image sequence is illustrated. A distinctive characteristic of the approach given by this model is the possibility to compute in real time, as a consequence of the ergonomic character of the process. Figure 4 shows some of the model's capabilities introduced so far.
Indeed, figure 4 shows the model output for three significant examples. All three examples are the result of applying our model to a same image sequence, namely TwoWalkNew, downloaded from University of Maryland Institute for Advanced Computer Studies, copyright © 1998 University of Maryland, College Park. The pure output is shown on the first column for each example. The second column shows the result superimposed on the input image. The results of silhouette detection are drawn in figure 4a, motion detection in figure 4b , and direction detection in figure 4c . In this last example notice that motion direction is shown by means of the intensity of the colour. Direction has to be interpreted going from clearer to darker grey colour. 
Conclusions
A calculus model that is modular, dynamic, of fine grain, partially self-programmable by supervised learning, and able to be integrated in a parallel architecture, has been introduced in this paper. It might be called "neuronal", but it seems to us more adequate to consider it as a model of local calculation inspired in biological memory mechanisms. We have increased the capacity for local calculus, the memory, the features extraction as a pre-processing and the generation of output patterns. Thus, the model converts into a real time processing architecture of spatio-temporal information, based on the controlled management of a local memory. Lastly, this paper has shown the usefulness of the accumulative computation model in artificial vision. Its use in tasks such as velocity and acceleration obtaining, moving objects detection, silhouettes detection and selective visual attention generates efficient and robust systems with competitive performances compared to any model used nowadays.
